Skip to content

RTL Hardware Design Using VHDL – Coding for Efficiency, Portability, and Scalability

RTL Hardware Design Using VHDL – Coding for Efficiency, Portability, and Scalability

RTL Hardware Design Using VHDL – Coding for Efficiency, Portability, and
Stock Photo: Cover May Be Different

RTL Hardware Design Using VHDL – Coding for Efficiency, Portability, and Scalability

by Pong P. Chu

  • New
  • Hardcover
Condition
New
ISBN 10
0471720925
ISBN 13
9780471720928
Seller
Seller rating:
This seller has earned a 4 of 5 Stars rating from Biblio customers.
Exeter, Devon, United Kingdom
Item Price
$228.53
Or just $205.67 with a
Bibliophiles Club Membership
$12.70 Shipping to USA
Standard delivery: 14 to 21 days

More Shipping Options

Payment Methods Accepted

  • Visa
  • Mastercard
  • American Express
  • Discover
  • PayPal

About This Item

IEEE, 2007. Hardcover. New. 1st edition. 694 pages. 10.00x7.00x1.25 inches.

Synopsis

The skills and guidance needed to master RTL hardware design This book teaches readers how to systematically design efficient, portable, and scalable Register Transfer Level (RTL) digital circuits using the VHDL hardware description language and synthesis software. Focusing on the module-level design, which is composed of functional units, routing circuit, and storage, the book illustrates the relationship between the VHDL constructs and the underlying hardware components, and shows how to develop codes that faithfully reflect the module-level design and can be synthesized into efficient gate-level implementation. Several unique features distinguish the book: Coding style that shows a clear relationship between VHDL constructs and hardware components Conceptual diagrams that illustrate the realization of VHDL codes Emphasis on the code reuse Practical examples that demonstrate and reinforce design concepts, procedures, and techniques Two chapters on realizing sequential algorithms in hardware Two chapters on scalable and parameterized designs and coding One chapter covering the synchronization and interface between multiple clock domains Although the focus of the book is RTL synthesis, it also examines the synthesis task from the perspective of the overall development process. Readers learn good design practices and guidelines to ensure that an RTL design can accommodate future simulation, verification, and testing needs, and can be easily incorporated into a larger system or reused. Discussion is independent of technology and can be applied to both ASIC and FPGA devices. With a balanced presentation of fundamentals and practical examples, this is an excellent textbook for upper-level undergraduate or graduate courses in advanced digital logic. Engineers who need to make effective use of today's synthesis software and FPGA devices should also refer to this book.

Reviews

(Log in or Create an Account first!)

You’re rating the book as a work, not the seller or the specific copy you purchased!

Details

Bookseller
Revaluation Books GB (GB)
Bookseller's Inventory #
__0471720925
Title
RTL Hardware Design Using VHDL – Coding for Efficiency, Portability, and Scalability
Author
Pong P. Chu
Format/Binding
Hardcover
Book Condition
New New
Quantity Available
1
ISBN 10
0471720925
ISBN 13
9780471720928
Publisher
IEEE
Place of Publication
Usa
Date Published
2007

Terms of Sale

Revaluation Books

30 day return guarantee, with full refund including original shipping costs for up to 30 days after delivery if an item arrives misdescribed or damaged.

About the Seller

Revaluation Books

Seller rating:
This seller has earned a 4 of 5 Stars rating from Biblio customers.
Biblio member since 2020
Exeter, Devon

About Revaluation Books

General bookseller of both fiction and non-fiction.

Glossary

Some terminology that may be used in this description includes:

New
A new book is a book previously not circulated to a buyer. Although a new book is typically free of any faults or defects, "new"...
tracking-